

19 日本国特許庁

公開特許公報

①特開昭 51-118393

④公開日 昭51. (1976) 10.18

20特願昭 50-43974

昭50.(1975)4./0 22出類日

審査請求 未請求 (全4頁)

庁内整理番号

7210 57 6426 57

52日本分類 995HO

\$1) Int. C12. HOIL 23:50 HOIL 21194

特: 許 願 〔24〕 5 L 50 # 4 A 100 €

打计序置作数 1 た明の名称 パンドウパソウチ

2 卷 明 省

大阪府西真市关学門真1006番地 (L # 拉宁记器蓬莱铁式会社内

(P. p. 3 %)

3 特許出屬人 (i. e. 5. 14

大阪府門真市大字門實1006番地 (582) 松下记器 蓝素 株式会社 字 🏅 正 松

f. 3. Z 4 代 要 人 (E #:

T 571 大阪府門真市大字門頁1006番地 松下電器產業株式会社內人

(5971) 弁理士 中 尾 駅 男 (255-15) 、 (通り形 元点(こい451-3111 行進分量)

5 延付書類の目録

- (1) の) 紅 13
- (2) 委 任 状
- 风 書 部 本 (4)

j4 1

1 . 2 9 0 8 8

非诚性强强 2、 4 折托来の応答

在だおといけ形異似まりかる思りの配換層を開 化して鮮むした思りの経戸内はと、上紀以りの及 **转向成于比付及学校したあるの題材が解と、上配** 切るの前が由上に、全ちゃるいは単調なよりだち いるの配が付とを与えたととを特殊とする単語な

3 . ६ च ० व स्ट र र प

公社叫は多日記録の応される半再な佐登に共し. 李 用 代 则 国 鱼 民 乡 叶 る 野 叫 卦 工 () 便 路 五 全 斯 止 十

十九约5、 本题明出单级体及限回路の多句区层 たかいて、たとえば取りな目のポリシリコンと、 お2日のてゃくとの陥の花祭むとしてポリシリコ ンの内見化はとションの内弁はによる生型風化員 それわせ用いるのによりポリシリコン配のワとで ~ (発出などの交互係ので、この新出を切ぐなど、

まず、は1回により従来の半年は共和回路の数 森方住の一名をよび本名前を必要とするだいたっ ナ間型点を推断する。 U1 E(a) ドンいて、1 だら 夏シリコンなびであり、とれま1100℃で円段化 して内口化豆2を作る。女に向のようドフェトエ 。ナンタにより、さとえばトランジスタになる茲 弁の外収化同をなく。さらに、との貸した部分に (c)のように内1200A 星豆の外板化段3をつける。 とれがゲート放化型である。女代、との上に金金 K *リンリコンなそつけゲート配とその他のA 1 近の記は月をポリンリコンのファトエッテングに 1カ作はする山。 4がゲート会口をしてのポリン リコン尺であり、8が他の足は形のポリンリコン なてある。女に、ソースかよびドレイン作成用 🦠 化以る生ポリンタコンガ4、 5 チャスタとして ムファライノントKよりエッチングして除く。 の時、白) ドポナようドポリシリコンガム・5年

特問昭51-113393(2

た、ロ2日に示すようにポリンリコンDBの上の 低回収に取り1 上に欠力1 4 がみをと、このほう でマルと配付り1 2 とゴリンリコン 3 5 でを与し てシュートをおとす。

以上のように上述方法によればボリッリコンロ 6と交互する部分では東2番目の配用りであるで、この原母 7 でもの原母 7 でもの所母 4 しだしだかとす。 さらに、気化気に乗りりただ 2 ンボール 4 の欠効があるを分、 7 をう配明 7 り 1 と で 1 し 2 の欠効 元が 7 をう。 が 1 シリコン の 2 変形 形 た た み 3 元 元 兵 収 2 時 の 4 の 4 の 4 の 5 で 7 を 7 し く 6 下 そ し い る 6 の 6 で 7 を 7 し く 6 下 そ し い める。

そとで、本見明に上記ポリシリコン上に近日豆 化質をつける体にポリシリコン上にオとえば戸豆 化質をつけ、ポリシリニンの声回の〈ピみを透过 させ、たとえばてんえ、ポリシリコンの更を壁の 断母を生下させると共に、質問取化薬の大勢を除 取化取てみまない、アルミ、ポリシリコン配材だ

間のリークヤン。-トをなしく低下させるものである。

以下、本発明の一共務例の住分を監査ととした 長明する。本真明の袋鼠の作成化シいでは取り皆 (a) の工場すでは従来と同じであるのでだられるの 的3000Aの内配化内20至形式する。 とのと P (a) ドポイようドポリショコンM 5 の 只面に飲化さ れ似化泉20が城底してくられれども、まわりの * 9 9 9 3 ンカの収頭に生食した似化ね20にポリンリコン 日の両側にてなた中間(はみ)89をおうように かぶさる。とうしたのち、さんKとのQ化袋20 の上からションの扇舟がは18億日の紅化製3_0 もつけると、双3回回ドボナンうド、くほみはパ とんどさくたる。とうしたとにてゃくも当りし、 フェトニッチングにより収録40を形成しても円 とすむらない。


また、以4個に示すようにポリンリコンの局望 化型20に同國に示すような欠別21がよったと してもその上の低日の似化以30でカバーされ、 アルミ配母な40とシャー・するほにない。又、 毎日の気化以30にある欠別31はポリンリコン の以及化以20でカバーされる。しただって再収/ 化級の欠別21、31がワった時のみ、シャート 中リータの不具を聞とすが、とれはポリンリン の気気化以20のみるいけンタンの無分類による医 風の気化以30の母母の司会ににべておなに小さ カ歌なてある。


特殊 昭51-118393 (3)


上述のように本発出の平均体展型によれば、は 1 付目の配替だななるの配替者の交換点で、なる 付目の会話であるでからの所対を動ぐことができると共に、なり切の配対と、なる日の配替と、なる日の配替のリ - クヤン・・トを登しく返せするのがにな、半点 は は は 日本の参切りを大きく 両上するものである。

 ま、ロイヤには3%のほの方をベンりボリンリコンピロロトアルに戻るりのシ。— トが所止された 外を示すびまるてみる。

1 …… n 型 ノリコン B G、2 …… B 駅 化 日、3 …… ゲー) 紅 化 日、4、5 …… ポリシリコン d、1 8 …… (ほ み、2 0 …… B 丘 化 日、3 0 …… クソンの B 年 号 による 全 句 立 化 日、4 0 …… 配 日。 代日人の氏も 弁 昭士 中 足 母 男 ほか 1 名







6 前記以外の発明者および代理人

(2)代理人 住所大阪府門真市大学門真1006番地 松下電器產業体式会社內 丘名(6152) 弁理上 聚 野 重 孝

Franciation of Fat. Laid-open Pub. Ro. 31-118393

1. Titlo of the invention SEMICONDUCTOR DEVICE

3000 = 2.

2. Scopo of the Patent Claim

A semiconductor device, characterised by comprising: a first layer of insulating material formed by oxidizing a first interconnection layer comprised of a metal or semiconductor; a second layer of insulating material deposited on said first layer of insulating material; and a second interconnection layer comprised of a metal or semiconductor on said second layer of insulating material.

3. Dotailed Description of the Invontion

The present invention related to a semiconductor device in which a multi-layer interconnection is provided and has an object to prevent disconnection, electrical short or the like in a multi-layer interconnection structure.

That 10, the present invention has an object of proventing disconnection of aluminum at an intersection between a polysilicon interconnection layer and also preventing an electrical chort and leakage between these two layers, for example, by using a thermal oxide film of polysilicon and also a low temporature oxide film produced by thermal decomposition of silane as a

insulating layer between a first layer of polynilicon and a necond layer of aluminum in a multilayer interconnection of a numiconductor intograted circuit.

T

In the first place, with reference to Fig. 1, an example of a conventional method for manufacturing a memiconductor intograted circuit will be described and the problems which necessitated the propent invention will be described. Referring to Fig. 1(a), 1 10 on N type Gilleon oubstrate and it in thormally oxidized at 1,100 °C to form a thormal oxide film 2. Then, as shown in (b), for example, that portion of the thermal oxide film which will become a transistor lo removed by photographing. Furthormore, as shown in (c), a thormal oxide film 3 on the order of approximately 1,200 A 18 provided in that removed portion. This is a gate oxide film. Then, a polysilisem layer is provided across the entire surface and a gata portion and another first layer of interconnection are formed by photoetching of the polymilicon (d). I is a polysilicon layer as a gate metal and S is a polysilicon layer of another interconnection. Then, in order to diffuso boron for forming a source and a drain, that portion of the gate oxide film 3 other than the gate portion in removed by etching in a selfalignment senner using polysilicon layers 4 and 5 as a mack. In this case, as shown in (a), recesses 7 and 8 are formed on both sides of polysilicon layors 4 and 5 duo to the progress of lateral etching at the cides of the enide films immediately below the polymilic a layers 4 and 5. Since the gate oxide film 1 of

tho gate portion is thin and on the rder of 1,200 h and Bilicon substrate 1 is present immodiately thorobolow, Otching is not carried out effectively so that the recosses 7 are smaller; whereas, since the onide film is thick immediately below the sides of polysilicon layor 5, it is removed significantly no that larger reconned & are formed. Boron is then diffused to form source and drain regions 9 and 10 and to lower the resistivity of polysilicon layers 4 and 5. Thereafter, as shown in (f), a low temperature oxide film 11 is formed by thermal decomposition of silene. In this case, howevor, as described previously, tho recesses 8 on both sides of polycilicon layer 5 are similarly roproduced as recesses 18 on the low temperature oxide film 11, though the recesses are somewhat roduced in oise. Then, contact windows are opened in this low temperature oxido film 11 and aluminum 10 vapordeposited across the surface, which aluminum is then subjected to photostching to theroby form an intorconnection layer 13 of aluminum. In this instance, because of the recouses 18 on both sides, the aluminum is subjected to side atching, co that, for excepts, a disconnection 13 (sie, should be 19) occurs an shown in (g). In addition, if a defect if is propont in the low temperature enide film il on tho polycilicon layer 5 ac chown in Fig. 2, the cluminum interconnoction layer 12 bosomes connocted to the polysilicon layer 5 at this location to thereby produce an electrical chose.

As described above, in accordance with the above-

A34 34 this si las In: Salid Are litricing trace

i

described method, at a portion of int recetion with the polysilicon layer 5, the s cond interconnection layer 8 aluminum interconnection layer 12 is disconnected and disconnection of aluminum occurs frequently. Furthermore, in the case where there is a defect such as a pin hole in the oxide film 11, an electrical short occurs between the aluminum interconnection layer 12 and the polysilicon layer 6. The probability of a defect of the oxide film 11 being located at an intersection between aluminum and polysilicon increases at increases, thereby lowering the yield of integrated circuit significantly.

Under the circumstances, in accordance with the present invention, prior to the formation of a low temperature enided film on the above-mentioned polysilices, for example, a thermal oxide film is provided on the polysilices to reduce the recesses on both sides of the polysilices, thoroby reducing a disconnection at an interspection between the aluminum and the polysilices and to fill the defects of the low temperature exide film with a thormal exide film, thereby significantly lowering the occurrence of an electrical cheer or leakage between the aluminum and the polysilices.

Exercinatter, a device as an embodiment of the procent invention will be described with reference to the drawings. In manufacturing a device of the propert invention, since there is no difference from the prior art up to step shown in Fig. 1(a), its explanation is comitted. After Fig. 1(c),

oxidation is carried out at 1,100 °C for 13 minutes as shown in Fig. 3(a) to thereby form a thermal exide film 20 of approximately 3,000 Å on the polysilicen. In this instance, as shown in (a), the surface of polysilicen layer 5 is exidised so that an exide film 20 grows, but no such growth takes place on the surrounding exide film 2. The exide film 20 which has grown on the surface of polysilicen layer 5 covers the recesses 18 formed on both sides of the polysilicen layer. Thereafter, when a low temperature exide film 30 due to thermal decomposition of silane is formed on the exide film 20, the recesses disappears almost completely as shown in Fig. 3(b). Under the circumstances, even if aluminum is vaporedeposited and an interconnection 40 is formed by photostching, there occurs no side etching and no disconnection occurs as shown in Fig. 3(c).

Moroover, as shown in Fig. 4, oven if a defect 21 were present in the thermal exide film 20 of polycilicen, it is covered by the overlying low temperature exide film 30 so that no electrical short with the aluminum interconnection layer 40 would result. In addition, a defect 31 present in the low temperature exide film 30 is covered by the thermal exide film 30 of polycilicen. Thus, only when the defects 21 and 31 of these two exide films are aligned, a malfunctioning such as an electrical short or leakage takes place; however, its probability is extremely low as compared with the case with a single layer of thermal exide film 20 of polymilicen or of low temperature exide film 30 due to thermal decomposition of

ellane.

In the above-described embodiment, use has been made of polysilicon as the first interconnection layer. However, it is not limited to polysilicon and use may be made of any other Comiconductor, such as gormanium, or a motal, such as aluminum, tantalum, or tungoten. In this caso, as a method for oxidizing the first interconnection layer, it is not limited to thormal oxidation and use may be made of a plasma anode exidetion method or an electrolyte anode exidation method. The insulating layer formed on the enide film of the first interconnection layer is not limited to silicon oxide produced by thermal docomposition of silane or any other milicon compounds, and use may be sade of silicon oxide deposited by such a method as sputtoring and an oxide layer produced by depositing an oxide of a matal, such as aluminum, tantalum and tungaten. Besides, the Gocond interconnection layer is not limited to aluminum, and uno may be made of a motal, ouch as tungston, or a segiconductor, such de polysilicon.

An described above, in accordance with a comiconductor device of the present invention, a disconnection of aluminum, which is a metal for the accound layer, can be provented at an intersection between a first layer of interconnection and the second interconnection layer, and, at the same time, lookage and shorts between the first layer of interconnection and the second layer of interconnection and the second layer of interconnection and the second layer of interconnection can be significantly reduced, so that the yield of semiconductor integrated circuits can be

THE UNIFIE Z7 '93 10: 24PM SGS THUMBUN LEGAL

enhanced dignificantly.

4. Brief Description of the Drawings

Figs. 1(a)=(g) are cross sectional views during a conventional process for manufacturing a semiconductor integrated circuit having a multilayor interconnection structure;

Pig. 3 is an enlarged cross sectional view of the main portion in Fig. 1(g), illustrating an enample of an electrical short between a polysilicon interconnection layer and an aluminum interconnection layer due to a defect in a low temporature oxide film;

Figs. 3(0)=(e) are cross sectional views during a senionductor process of a method for manufacturing a semiconductor integrated circuit according to one ambodiment of the prosont inventions and

Fig. 0 in a cross sectional view phowing an anample in which a phort in prevented botween the polysilicen interconnection layer and the aluminum interconnection layer thanks to the manufacturing method of Fig. 3.

- 1: % type silicon oubstrate
- 2: Thornal ouido film
- 3: Gato oxide film
- 4, 5, Folysilicon layor
- 18: Rocesbed

1

20: Thermal onide film

30: Low temperature oxide film due to th rmal decomposition of silane

40: Interconnection